

# Contents

<b>1. Introduction.....</b>	<b>1</b>
<b>2 Lexical basis of AleC++ .....</b>	<b>3</b>
2.1. Blank space.....	4
2.1.1. Comments.....	4
2.1.2. Line connections.....	5
2.2. Symbols .....	5
2.2.1. Key words.....	5
2.2.2. Identifiers.....	6
2.2.3. Constants .....	6
2.2.3.1. Integer constants .....	7
2.2.3.2. Real constants .....	7
2.2.3.3. Character constants .....	9
2.2.3.4. Index (enumeration) constants .....	9
2.2.4. Operators .....	11
2.2.5. Separators .....	11

2.3. Preprocessor .....	12
-------------------------	----

### **3. Grammar of AleC++..... 13**

3.1. Declarations.....	13
3.1.1. Basic data types .....	14
3.1.2. Allocation method .....	15
3.1.2.1. auto .....	16
3.1.2.2. static.....	16
3.1.2.3. extern .....	16
3.1.3. Declaration of new types .....	16
3.1.4. Address alignment.....	17
3.1.5. Structures.....	17
3.1.6. Enumeration type.....	18
3.1.7. Multidimensional variables .....	19
3.1.8. Initialization.....	19
3.1.9. Declarations of functions.....	20
3.2. Definitions .....	21
3.2.1. Definition of functions .....	22
3.3. Expressions.....	23
3.4. Commands.....	25

### **4. Object-oriented programming..... 27**

4.1. Constant variables .....	28
4.2. References .....	28
4.2.1. Formal references .....	29
4.2.2. Local references.....	29
4.3.3. Reference-returning functions .....	29
4.3. Function overload.....	30
4.4. Default values of function parameters .....	30
4.5. Inline functions.....	31
4.6. Functions with variable number of arguments.....	31
4.7. Visibility area resolution operator.....	32
4.8. Classes .....	32
4.8.1. Access to class members .....	33

4.8.2. Declaration and definition of methods .....	33
4.8.3. Keyword this .....	34
4.8.4. Static methods and class members .....	35
4.8.4.1. Static members .....	35
4.8.4.2. Static methods .....	36
4.8.5. Class friends .....	36
4.8.5.1. Friendly functions .....	36
4.8.5.2. Friendly classes .....	37
<b>4.9. Constructors and destructors .....</b>	<b>37</b>
4.9.1. Constructors .....	38
4.9.2. Destructors .....	39
<b>4.10. Operator overload .....</b>	<b>39</b>
4.10.1. Global level overload .....	39
4.10.2. Overload using methods .....	40
<b>4.11. Overload of operator = .....</b>	<b>41</b>
<b>4.12. Overload of implicit conversions .....</b>	<b>41</b>
<b>4.13. Dynamical allocation of memory .....</b>	<b>42</b>
4.13.1. Allocation - operator new .....	42
4.13.2. Deallocation - operator delete .....	43
<b>4.14. Inheritance .....</b>	<b>43</b>
4.14.1. Inheritance and rules concerning access rights .....	43
4.14.2. Access to members in the hierarchy bearing the same name .....	44
4.14.3. Virtual base classes .....	44
4.14.4. Construction and destruction of derived classes .....	45
<b>4.15. Virtual functions .....</b>	<b>46</b>

## **5. Basic simulation in Alecsis .....** **48**

5.1. Module concept .....	49
5.2. Link .....	50
5.3. Module declaration .....	51
5.4. Module definition .....	52
5.4.1. Declarative part .....	53
5.4.2. Structural part .....	54
5.4.3. Functional part -- action block .....	56
5.4.4. Modelling of parallel processes .....	58
5.4.5. Variable number of action parameters .....	61

5.5. Implicit declaration of components.....	62
5.6. The root module .....	63
5.6.1. Print control -- command plot .....	63
5.6.2. Timing control.....	67
5.6.3. Simulation options.....	69
5.6.3.1. Control of simulation time (numerical integration) .....	69
5.6.3.2. Control of convergence (iterative process).....	73
5.6.3.3. Control of system of equations solver.....	77
5.6.3.4. Control of models .....	77
5.7. Model cards .....	78
5.7.1. Model cards as static objects .....	79
5.7.2. Syntax of model card.....	81
5.8. Modules with variable structure -- clone and allocate .....	83
5.9. Visibility area (name masking) .....	83

## **6. Digital simulation in Alecsis..... 84**

6.1. Alecsis support of digital simulation .....	84
6.1.1. Systems of states.....	85
6.1.2. Truth tables.....	86
6.1.3. Overloading of operators.....	86
6.1.4. Overloading operators for vectors .....	87
6.1.4.1. Operator lengthof.....	87
6.1.4.2. Buffers for temporary solutions .....	87
6.2. Synchronization of digital processes.....	89
6.2.1. Interpretation of signals in expressions .....	89
6.2.2. Conversion of link type .....	91
6.2.3. Conditional process suspension -- command wait.....	91
6.2.4. Predefined signal attributes .....	92
6.2.5. Signal assignment -- operator '<' .....	93
6.2.5.1. Drivers .....	93
6.2.5.2. Delay models .....	94
6.2.5.3. Resolution of conflict on the bus (resolution function) .....	95
6.2.5.4. Driver initialization.....	97
6.2.5.5. Complex delay .....	98
6.3. User-defined signal attribute -- operator '@' .....	98
6.4. Leaving out actual signals -- void .....	100
6.5. Variable number of formal signals -- operators '\$' and '\$\$' .....	100
6.6. Variable number of action parameters .....	101

6.7. Array of components -- commands clone and allocate.....	101
6.8. Structural aspect of digital circuits.....	102
<b>7. Analogue simulation in Alecsis .....</b>	<b>103</b>
7.1. Built-in analogue models .....	104
7.1.1. Resistor, capacitor, inductor, and ideal sources.....	104
7.1.2. Built-in signal generators .....	105
7.1.2.1. Piecewise linear signal generators .....	105
7.1.2.2. Sinusoidal signal generators .....	107
7.1.3 Controlled sources .....	107
7.1.4. SPICE-compatible nonlinear components .....	108
7.1.4.1. Diode.....	108
7.1.4.2. MOS transistor.....	108
7.1.4.3. Bipolar junction transistor.....	109
7.1.4.4. JFET.....	109
7.1.5. Ideal switch.....	109
7.2. Structural modelling .....	112
7.3. Combined structural-functional modelling .....	112
7.3.1. Time-dependent linear models .....	114
7.3.2. Nonlinear models.....	115
7.3.3. General nonlinear sources (automated linearization) .....	118
7.3.3.1. Nonlinear current generator -- nlcgen.....	119
7.3.3.2. Nonlinear voltage generator -- nlvgen .....	122
7.3.3.3. Nonlinear equation -- nlgen .....	123
7.3.4. Virtual synchronization of processes.....	123
7.4. Functional modelling -- eqn statement.....	124
7.4.1. Simple eqn statement.....	126
7.4.2. Numerical integration in eqn statement (ddt, d2dt2, idt).....	128
7.4.3. Through eqn statement .....	130
7.4.4. Across eqn statement.....	132
7.5. Appointed simulation in a time-instant -- breakpoint .....	134
7.6. Returning the link using name of a module .....	135
7.7. Variable number of action parameters .....	137
7.8. Modules with variable structure -- clone and allocate .....	137
<b>8. Hybrid simulation in Alecsis .....</b>	<b>141</b>

8.1. Implicit converters of link aspects .....	142
8.1.1. A/D conversion.....	143
8.1.2. D/A conversion.....	145
8.2. Converter declaration .....	147
8.2.1. Converter declaration for the whole circuit.....	147
8.2.2. Converter declaration for module.....	148
8.2.3. Converter declaration for formal signals .....	148
8.2.4. Organization of class hierarchy for digital model classes .....	149
8.3. An example of hybrid circuit simulation .....	151

## ***Appendix 1 Alecsis installation and use..... 154***

A1.1. Alecsis installation .....	154
A1.1.1. Paths for UNIX shell .....	155
A1.1.2. Compiling Alecsis source code .....	156
A1.1.3. Compiling Alecsis standard libraries.....	156
A1.2. Alecsis use .....	157
A1.2.1. Program call from the command line -- command options .....	157
A1.2.2. File name extensions.....	160
A1.2.3. Listing of libraries in the source file -- command library .....	160
A1.3. Overview of Alecsis versions.....	161

## ***Appendix 2 Alecsis standard libraries ..... 162***

A2.1. alec.h.....	162
A2.2. ctype.h .....	165
A2.3. bit.h.....	166
A2.4. gnulib.h.....	167
A2.5. math.h .....	170
A2.6. unisdt.h .....	171
A2.7. varargs.h .....	172

## ***Appendix 3 Syntax of AleC++ ..... 173***

## ***Appendix 4 AleC++ assembler ..... 198***

A4.1. Operands in assembler instructions.....	199
A4.2. Assembler instructions .....	200
A4.2.1. Instructions of Alecsis virtual processor.....	201
A4.2.2. Instructions of Alecsis virtual coprocessor.....	202
A4.3. Conventions on passing parameters to functions .....	203

## ***Appendix 5 Model card parameters for built-in components..... 208***

A5.1. Diode model card parameters.....	208
A5.2. MOSFET model card parameters.....	209
A5.2.1. MOSFET level 1, 2 and 3 parameters .....	210
A5.2.2. BSIM parameters (level 13).....	211
A5.3. BJT model card parameters.....	213
A5.4. JFET model card parameters.....	215

## ***Appendix 6 Analogue simulation examples..... 217***

A6.1. Electronic models .....	217
A6.1.1. Resistor .....	218
A6.1.2. Capacitor.....	219
A6.1.3. Example 1 .....	220
A6.1.4. Inductor.....	222
A6.1.5. Example 2 .....	223
A6.1.6. Current source .....	225
A6.1.7. Voltage source .....	226
A6.1.8. Diode .....	227
A6.1.9. Example 3 .....	229
A6.1.10. Sinusoidal voltage generator .....	231
A6.1.11. Example 4 .....	232
A6.1.12. Triangular voltage generator .....	233
A6.1.13. Example 5 .....	234
A6.1.14. Pulse voltage generator.....	235

A6.1.15. Example 6 .....	236
A6.1.16. Step voltage gnerator .....	237
A6.1.17. Example 7 .....	238
A6.1.18. Polynomial voltage generator .....	239
A6.1.19. Example 8 .....	240
A6.1.20. Submodule (subcircuit) example .....	241
<b>A6.2. Mechanical models .....</b>	<b>242</b>
A6.2.1. Oscillating mass .....	242
A6.2.2. Example 1 .....	244

## ***Appendix 7 Alecsis library manager -- alm..... 245***

A7.1. Handling of libraries in Alecsis .....	246
A7.2. Capabilities of alm .....	246
A7.3. Commands line options .....	248
A7.4. alm commands .....	249
A7.4.1. List of alm commands .....	249
A7.4.2. Overview of alm commands .....	249

## ***Appendix 8 Waveform display program -- agnu..... 256***

A8.1. agnu command line options .....	257
A8.2. agnu commands .....	257

## ***Appendix 9 Postprocessors nrl and nzd..... 258***

## ***Appendix 10 PSpice to Alecsis converter..... 261***

A10.1. Why PSpice2Alecsis conversion? .....	261
A10.2. Use of PSpice2Alecsis .....	262
A10.2.1. Analogue circuit conversion .....	263
A10.2.2. Digital circuit conversion .....	264
A10.2.3. Hybrid circuit conversion .....	265

<b>A10.3. Conversion of PSpice commands with examples .....</b>	<b>265</b>
A10.3.1. Conversion of components .....	265
A10.3.2. Conversion of simulation control statements.....	278
<b>A10.4. Limitations of PSpice2Alecsis converter .....</b>	<b>283</b>
A10.4.1. Limitations of circuit topology description .....	283
A10.4.2. Limitations of commands for simulation control.....	284
A10.4.3. General limitations.....	285