Serializer/Deserializer Output Data Signal Duty Cycle Correction Method

Vazgen Melikyan, Arthur Sahakyan, Artak Hayrapetyan, Abraham Balabanyan, Milena Stanojlović and Grigor Zargaryan

Abstract—A method of serializer and deserializer output data signals duty cycle correction is presented in this paper. The proposed architecture produces a data signal in the output of serializer/deserializer with 50% duty cycle over PVT, which is needed to avoid data error and setup/hold time margins violations during farther operation with data. The presented correction mechanism can be used in the special input/output circuits of several standards such as Peripheral Component Interconnect (PCI), Universal Serial Bus (USB), Double Data Rate (DDR) etc.

Index Terms—Duty Cycle; Clock generator; PCI; US; DDR.

I. INTRODUCTION

In high speed systems (Fig 1.) and interfaces [1], where signal pulse width is proportional with signal transition times, signal duty cycle correction is an important factor and its effects cannot be ignored. When data signals in the inputs of Serializer (Fig 2.) comes with different delays and duty cycles as a result in the output signal come with duty cycle far from 50%. Duty cycle is the proportion of time during which a component, device, or system is operated. The duty cycle can be expressed as a ratio or as a percentage. One of the main factors duty cycle spreading over PVT of high speed devices is rise/fall times distribution due to process variation.

Duty Cycle Correction (DCC) [2] is required to reduce the clock signal which correcting duty cycle of the data in the output of serializer and make it near to 50%. It will cause to exclude data lost and setup/hold violations. As a result of the mentioned phenomena, the system may fail to function under some operating conditions such as high temperatures or over-voltages.

In general, the duty cycle of the wave is determined by the pulse width divided to period of signal. (1).

\[ DC = \frac{PW}{Per} \times 100\% \]  

where \( PW \) is the pulse width of signal and the \( Per \) is the period of signal. The proposed method dynamically corrected Serializer output signal duty cycle.

II. DUTY CYCLE CORRECTION CIRCUIT ARCHITECTURE

The structure of proposed Duty Cycle Correction Method is presented in Fig. 3.

In this architecture Replica part, needs corrected clocks, which dynamically fix Data signal duty cycle in the output of the Serializer. For this goal we use Replica in the loop of DCC circuit. Correction circuit contains both analog and digital blocks.
In this structure analog blocks are Low Pass Filters (LPF), Amplifier and Clock Generator circuit (Clock Gen). Digital parts are presented with MUXes in replica DCC loop and in Serializer stage.

Fig.3. Duty Cycle correction circuit structure

As we need to have an amplifier that is noise stable and provides integrated voltages on the outputs depended of its inputs, we chose the following architecture in Fig 4. For that purpose the input diff pairs have large channel lengths which are implemented using sequential transistors connected with each other. To have integrated outputs capacitance loads are connected to the outputs of amplifier.

Clock Gen circuit includes voltage controllable delay cells, Deskewer and latch. Deskewer is used before Delay cells and proposed for skew correction and Latch is connected after Delay elements and needed for reminding current signal states unless the loop is settled. Delay elements are controlled by Diff amp outputs $V_{duty_p}$ and $V_{duty_n}$

As controlled clocks are differential signals the represented MUXes are operating with 2 control inputs.

III. OPERATION PRINCIPLE AND CORECTION

Block diagram on Fig 7. has been proposed to attain a duty cycle of nearly 50% for differential signals. As it is known the average DC value of a signal is proportional to its Duty Cycle. Thus it is imperative to have 50 % Duty Cycle, in order to avoid unequal distribution of ‘1’ and ‘0’ during signal transmission.

As it was mentioned above the clocks that are needed for serializing and deserializing data are coming from Phase Locked Loop (PLL) through lines that can affect duty cycle of these clocks over PVT.

Duty Cycle correction process starts from Clock Gen block (Fig. 5). Clock gen has 2 voltage controlled delay inverters, that are changing their output currents when Delay control amplifier changes its output voltages ($V_{out_p}$ and $V_{out_m}$). After several iterations, when loop is locked, Clock Gen generates fixed clock signals which are being used to have Serial Data with 50% Duty Cycle.

For improving Serializer output signals Duty Cycle, loop must contain Replica of Serializer. It is represented as 2x1 MUXes (Fig. 6) which inputs are connected to high and low supply voltages to have periodical data.
The output signals of Replica Serializer are passing through the LPF and so the DC component of this data is used as inputs of Delay Control Amplifier (DCA).

As it was said formerly the DCA input diff pair has sequentially connected transistors with large lengths and widths. Large lengths are for noise stability and large widths are for high gain. Besides as Length-Width are is large enough, and taking in account the fact that external capacitor need much are, the Capacitor of LPF is implemented here using the input diff pair of DCA.

IV. SIMULATION RESULTS

Simulations have been performed using circuit level simulator HSpice [4] for 20 PVT corners, including SS (slow-slow), TT (typical-typical), FF (fast-fast), SF (slow-fast), FS (fast-slow) with supply voltage and temperature variations to estimate accuracy (Pulse width error (PWE)) and the settlement time.

Fig. 8(a) shows DCC settlement results for TT (55°C) typical corner. It is seen that amplifier’s outputs is going to be settled after 300ns when pulse width error is about 2.148ps. In this case vdcc_p=0.512V and vdcc_n=0.510V.

Fig. 8(b) and fig. 8(c) show simulation results for, respectively, FF (-40°C) and SS (125°C) main PVT corners.

PWE is a parameter, which shows the difference between ideal and actual pulse widths.

\[
Pulse_{width\_error} = Pulse_{ideal} - Pulse_{actual} \tag{2}
\]

Taking into consideration that USB3 protocol works with the 5Gbps data rate signal, which means that Data have 400ps pulse period and 200ps pulse width, we have put internal specification for PWE the 1% of period, i.e. after duty cycle can be considered as corrected, when PWE is less then 4ps. In USB3 specification book PWE min value defined as 10ps.

The next important parameter is Settling time (ST), which shows the time when Duty Cycle correction is completed. Table 1 shows results for 3 main corners.

<table>
<thead>
<tr>
<th>Corner</th>
<th>N (ps)</th>
<th>P (ps)</th>
<th>Settlement time (ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td>TT(55)</td>
<td>2.0295</td>
<td>2.1489</td>
<td>299</td>
</tr>
<tr>
<td>FF(-40)</td>
<td>1.2327</td>
<td>1.011</td>
<td>250</td>
</tr>
<tr>
<td>SS(125)</td>
<td>3.1320</td>
<td>3.4857</td>
<td>703</td>
</tr>
</tbody>
</table>

![Simulation results diagram](image)
Table II shows duty cycle improvement after and before correction. Average deviation (AVED) is parameter which indicates how much duty cycle is far from 50% (3). For FF corner AVED is minimal and equal to 0.3%

AVED=50%-(DC_Out_P + DC_Out_N)/2 \hspace{1cm} (3)

Fig. 9(a) and Fig. 9(b) show simulation results before and after Duty Cycle correction for TT.