



## **Personal information**

Name / Surname	<b>Dejan Mirkovic</b>
Address	Zetska 44/24, 18000 Nis, Serbia
Telephone	+381 63 733 00 19
Personal Email	dejan.d.mirkovic@gmail.com
Professional Email	dejan.mirkovic@elfak.ni.ac.rs
Home page	<a href="http://leda.elfak.ni.ac.rs/~dejan">http://leda.elfak.ni.ac.rs/~dejan</a>
Skype	dejan_120582
Nationality	Serbian
Date of birth	May 12, 1982
Gender	Male

## **Work experience**

<b>Dates</b>	<b>April 2008 - Present</b>
Occupation or position held	Assistant professor (March 2021), Assistant (March 2011), Teaching assistant (April 2008) and Researcher
Main activities and responsibilities	<ul style="list-style-type: none"><li>– Giving lectures, auditory and laboratory exercises in courses: Electronics Basics, Digital Electronics, RF Electronics, Analog Integrated Circuits Design, Digital Integrated Circuits Design, Communication Circuits and Systems at BSc level and Design of the Mixed-Signals circuits at MSc level of studies.</li><li>– Mentoring students at BSc and MSc level.</li><li>– Design of hardware/software educational systems for laboratory exercises.</li><li>– Administration and maintenance of the CAD/EDA tools for Integrated Circuits Design (Cadence Design System &amp; Mentor Graphics).</li><li>– Work on projects funded by the Ministry of Education, Science and Technological Development of Republic of Serbia.</li><li>– Collaboration with Laboratory's industry partners through short-term projects.</li><li>– Academic paper writing.</li><li>– Review of the manuscripts for the national and international academic conferences and journals.</li></ul>

Name and address of employer	University of Nis, Faculty of Electronic Engineering, Aleksandra Medvedeva 14, 18000 Nis (Serbia)
Type of business or sector	Higher Education and Research
<b>Dates</b>	<b>February 2024 - January 2025</b>
Occupation or position held	Electronics & Seimcon Engineer
Main activities and responsibilities	<p>Design and simulation of the analog IP blocks in 40nm CMOS:</p> <ul style="list-style-type: none"> <li>– Reference and Common-mode Voltage buffers for 12bit SAR ADC</li> <li>– Verliog-A modules for trimming of Band-Gap and Reference Buffer</li> <li>– Documentation</li> </ul> <p>Layout of Standard Cell Libraries in 130nm CMOS:</p> <ul style="list-style-type: none"> <li>– Layout modification of the standard cells for Leach-Up Effect prevention.</li> </ul>
Name and address of employer	HDL Design House part of Capgemini, Bulevar Mihajla Pupina 115, 11000, Belegrade (Serbia)
Type of business or sector	IT & Semiconductor Engineering
<b>Dates</b>	<b>September 2019 - May 2020</b>
Occupation or position held	Analog & Mixed Signal Designer
Main activities and responsibilities	<ul style="list-style-type: none"> <li>– PPG-ADC analog design and documentation.</li> <li>– PPG-ADC and ECG-ADC behavioral modeling and simulation with different digital filter architectures.</li> <li>– Design and verification of AS7050 sub-blocks (TIA, 8-bit DAC).</li> <li>– Performing block level and top level design verification.</li> </ul>
Name and address of employer	ams Sensors Germany GmbH, Göschwitzer Straße 32, 07745 Jena, Germany
Type of business or sector	Semiconductors and Sensors
<b>Dates</b>	<b>November 2015 - January 2018</b>
Occupation or position held	Electronics Designer/Engineer
Main activities and responsibilities	<ul style="list-style-type: none"> <li>– Design and verification of SPI block in LMS7002's FPRF Transceiver IC.</li> <li>– Back-end DRC and LVS of the LMS7002's MCU.</li> <li>– SystemC modeling and FPGA implementation of the Blind Source Separation (BSS) algorithm for Receiver IQ imbalance correction.</li> <li>– GUI controls for the Receiver IQ imbalance correction in the Lime Suite Desktop App for Lime's LMS SDR.</li> </ul>
Name and address of employer	LIME MICROSYSTEMS DOO BEOGRAD-NOVI BEOGRAD, Bulevar Mihajla Pupina 10a/I, 11070 Novi-Beograd, Belgrade (Serbia)
Type of business or sector	Telecommunications and RF Systems
<b>Dates</b>	<b>November 2007 - April 2008</b>
Occupation or position held	Software Developer
Main activities and responsibilities	Maintenance and development of the PC App (C#) and Data base (Oracle 10) in Automatic Meter Reading (AMR) System for electricity consumption monitoring.
Name and address of employer	ATLAS ELECTRONICS DOO, Bulevar Svetog Cara Konstantina 80-82, 18106 Niš-Mediana (Serbia) <sup>1</sup>
Type of business or sector	Smart Electricity Metering

<sup>1</sup>Note: ATLAS ELECTRONICS DOO is now EWG DOO Niš

## Education and training

### Dates

Title of qualification awarded

Thesis Title

Name and type of organization  
providing education and training

Level in national or international  
classification

### Dates

Title of qualification awarded

Thesis Title

Name and type of organization  
providing education and training

Level in national or international  
classification

## Personal skills and competences

Mother tongue

Other language(s)

*Self-assessment*  
*European level<sup>(\*)</sup>*

### English

Social skills and  
competences

Organisational skills and  
competences

Technical skills and  
competences

### 2015 - 2018

PhD in Electrical Engineering and Computing

Design of selective IIR digital filters with linear phase utilizing analog prototypes

University of Nis, Faculty of Electronic Engineering

ISCED8

### 2001 - 2007

Dipl. Ing. in Electrical Engineering for Electronics

Design of the logic for controlling the EEPROM over I2C bus

University of Nis, Faculty of Electronic Engineering

ISCED7

## Serbian

Understanding		Speaking		Writing
Listening	Reading	Spoken interaction	Spoken production	
C1	C1	B2	B2	B2

<sup>(\*)</sup> Common European Framework of Reference (CEF) level

Organizing of academic conferences

- Circuit simulation: Spectre, Hspice, Eldo, LTspice, PSpice.
- RTL simulation: ModelSim/Quarta, NCsim.
- Mix-Signal simulation: Questa ADMS, AMS Designer, Dolphin SMASH.
- ASIC Design: Cadence Design System, Synopsys, Mentor Graphics.
- Process Design Kits (PDK): Cadence (AMIS 0.35u, TSMC 65n, ams AG 180n), Synopsys (KF 130nm, TSCM 40nm), MentorGraphics (ADK 3.0/3.1, GDK 130n [educational only]).
- FPGA Design: Altera Quartus (Intel Quartus Prime).
- PCB Design: Cadence OrCAD, Altium Designer.

## Computer skills and competences

- General Purpose: C/C++, VBA, Python.
- Scripting: Tcl, bash, Python, OCEAN/Skill (Candence), Ample (MentorGraphics).
- Numeric & Symbolic analysis: Matlab/GNU Octave, Python (Pylab), wxMxima.
- System level modelling: Simulink, LabVIEW, SystemC-AMS, Verilog-AMS, VHDL-AMS.
- RTL modeling: VHDL, Verilog, SystemC, Python (myHDL).
- Circuit Analysis: SPICE.
- Typesetting & Markup: TeX/LaTeX, HTML, CSS.

## Artistic skills and competences

Amateur guitar playing (Music), Taekwondo (Martial Arts), drawing

## Driving licence

B

## Additional information

Projects funded by the Ministry of Education, Science and Technological Development of Republic of Serbia:

- TR32004 Advanced technologies for measurement, control, and communication on the electric grid (2011–2019)
- EF-PVT EK Design, verification and testing of electronic circuits, higher education development support (2018-2019)
- TR11007.A Design of solid state energy meter with protection of data in the system of consumption control and charging (2008–2011)

For full list of publications please visit LEDA publication database.

### Personal interests

Music and Martial Arts