


KOMPONENTE i MODELI

PH SPOLJ (DIODA) u CMOS


POPREČNI PRESEK




P-epi

- CONTACT
- ACTIVE
- N-WELL
- N-PLUS - SELECT
- P-PLUS - SELECT


SIMBOL




UPROŠĆENI 2D PRIKAZ



UPROŠĆENI 3D PRIKAZ




□ HAELEKTRIŠANJE, POLJE, POTENCIJAL.



□ ZAKONI PN SPOLJA: OSIROMAŠENA OBLAST SE VIŠE PROSTIRE NA STRANU KOJA JE MAHJE DOPIRANA T.J. VAŽI

$x_p n_A = x_n n_D$



$V = -\int E dx$

$V_T = \frac{kT}{q} \approx 26mV @ T = 300K$

V_0 - "UGRAĐENI" POTENCIJAL

$V_0 = V \ln \left[\frac{n_A n_D}{n_i^2} \right]$ (BUILT-IN)


n_i - "INTRINSIC" KONCENTRACIJA NOSILACA HAELEKTRIŠANJA U ČISTOM (NE DOPIRANOM) Si. $n_i \approx 10^{10} \frac{1}{cm^3} @ T=300K$

▷ PRETPOSTAVKE:

- ① "STRM" (ABRUPT) METALURGIKI SPOJ.
- ② $n_A > n_D$
- ③ KONSTANTAN POPREČNI PRESEK.
- ④ $E \neq f(x)$

IMAX EQ. $\nabla \cdot D = \rho_v, D = \epsilon E, \epsilon [F/m]$

$\frac{d}{dV} \oint D ds = \rho_v$



$\epsilon \oint E ds = \iiint \rho_v dV$

$\epsilon \bar{E} \cdot \bar{s} = \int \rho_v dx$


$E = \frac{1}{\epsilon} \int \rho_v dx$

PRIMER 1: IZRAČUNATI V_0 AKO JE $n_A = 10^{15} / \text{cm}^3$ $n_D = 10^{14} / \text{cm}^3$ $k_A T = 300 \text{K}$

$$V_0 = 26 \text{ mV} \ln \frac{10^{15} \times 10^{14}}{10^{20}} = 26 \text{ mV} \times 9 \times \ln(10) = 538.8 \text{ mV}$$

$$V_0 \propto T$$

□ DIREKTHO POLARISAN P-N SPOL




$$\triangleright \text{sign}(\vec{E}_{\text{EXT}}) = -\text{sign}(\vec{E}_{\text{INT}})$$

▷ OSIROMAŠENA OBLAST SE SNAH/UJE

▷ SAVLAĐAVA SE POTENCIJALNA BARIJERA V_0 !


▷ PROTIČE BHAČAŽNA STRUJA I OD (A) KA (K).



$$I = I_s (e^{V/V_T} - 1)$$

↓
INVERZNA STRUJA ZASIČENJA

□ INVERTNO POLARISANI PN SPOLJ [U CMOS PN SPOLJENI UGLAVNOM INVERTNO POLARISANI!]



$I \approx I_S, |V| < |V_{BD}|$
 → NAPON PROBUJA (BREAK-DOWN)

▷ $sign(\vec{E}_{EXT}) = sign(\vec{E}_{INT})$.

▷ OSIROMAŠENA OBLAST SE PROŠIRUJE.

▷ POVEĆAVA SE POTENCIJALNA BARIJERA.

▷ PROTIČE BEZNAČAJNO MALA STRUJA I OD (K) KA (A).

□ NA ELEKTRISANJE U OSIROMAŠENOJ OBLASTI

$Q_j = f(V_0 - V, N_A || N_D, \epsilon, z, S)$; $N_A || N_D = \frac{N_A N_D}{N_A + N_D}$

$C [F] \quad V, \quad \frac{1}{m^3}, \quad \frac{C}{V \cdot m}, \quad C$

↑
 POUŠIJA POPREČNOG PRESEKA PN SPOJA.

$Q_j = S \sqrt{2 \epsilon z (N_A || N_D) (V_0 - V)}$

□ MAKSYMALNO ELEKTRIČNO POLJE, E_{jmax} , NA SPOJU.

$E_{jmax} = f(V_0 - V, N_A || N_D, \epsilon, z)$ $\frac{V}{m} [F] \quad V, \quad \frac{1}{m^3}, \quad \frac{C}{V \cdot m}, \quad C$


$$E_{\text{MAX}} = \sqrt{2 \frac{q}{\epsilon} (N_A + N_D) (V_0 - V)}$$

□ ŠIRINA OSIROMAŠEŇIE OBLASTI

$$m [=] \quad V, \quad \frac{1}{m^3}, \quad \frac{C}{V \cdot m}, \quad C$$


$$x_d = x_p + x_n = \sqrt{2 \frac{1}{(N_A + N_D)} \frac{\epsilon}{2} (V_0 - V)}$$

□ VARIKAP DIODA (KAPACITIVNOST INVERZNO POLARISANE OG PN SPOJA)
(KAPACITIVNOST "OSIROMAŠEŇIE" OBLASTI - DEPLETION CAP)



$$x_{d2} \gg x_{d1}$$

$$V_2 \gg V_1 \Rightarrow C_j \propto \frac{1}{V}$$




$$C = \epsilon \frac{S}{x_d}$$

$$C_j = \frac{dQ_j}{dV} = \epsilon \cdot \frac{S}{x_d} = \epsilon S \sqrt{\frac{(N_A + N_D) q}{2 \epsilon (V_0 - V)}} = \frac{S}{\sqrt{1 - \frac{V}{V_0}}} \sqrt{\frac{\epsilon q}{2} \frac{(N_A + N_D)}{V_0}}$$

$$C_j = \frac{C_{j0}}{\left(1 - \frac{V}{V_0}\right)^{m_j}} \quad ; \quad m_j = \begin{cases} 1/2 & \text{"STRM" P+ SPOJ} \\ 1/3 & \text{"LINEAR" P+ SPOJ} \end{cases}$$

C_{j0}

$$C_{j0} = S \sqrt{\frac{\epsilon q}{2} \cdot \frac{(N_A + N_D)}{V_0}}$$



PRIMER 2: IZRAČUNATI KAPACITIVNOST INVERTNO POLARISANOG P+ SPOJA POPREČNOG PRESEKA $S_j = 100 \mu\text{m}^2$, KONCENTRACIJE AKCEPTORA $N_A = 10^{16} / \text{cm}^3$ I DONORA $N_D = 10^{17} / \text{cm}^3$ PRI NAPONU INVERZNE POLARIZACIJE $V = -1V$, NA SOBNOJ TEMPERATUR, $T = 300K$. PODRAZUMEVATI DA JE P+ SPOJ LINEARAN I DA SE RADI O SILICIJUMU, $\epsilon_{Si} = 11.68 \epsilon_0$.

$$V_0 = V_T \ln\left(\frac{N_A + N_D}{n_i^2}\right) = 26 \text{mV} \times \ln\left(\frac{10^{16} \times 10^{17}}{10^{20}}\right) = 26 \text{mV} \times 13 \times \ln(10) \approx 26 \text{mV} \times 13 \times 2.303$$

$$V_0 = 778.27 \text{ mV} \quad ; \quad \kappa_A \parallel \kappa_B \approx \frac{10^{33}}{11 \times 10^{16}} = \frac{10^{17}}{11} = 0.09 \times 10^{17} = 9 \times 10^{15} \text{ 1/cm}^3 = 9 \times 10^{21} \text{ m}^{-3}$$

$$C_{j0} = S_j \sqrt{\frac{2 \epsilon_s \epsilon_i}{2 V_0}} (\kappa_A \parallel \kappa_B) = 100 \times 10^{-12} \text{ m}^2 \sqrt{\frac{1.609 \times 10^{-19} \text{ C} \times 11.68 \times 8.85 \times 10^{-12} \text{ F/m}}{2 \times 0.77827 \text{ V}}} \times 9 \times 10^{21} \text{ m}^{-3}$$

$$C_{j0} = 30.943 \text{ fF} \quad ; \quad \text{LINEARNI SPOJ} \Rightarrow m_j = 1/3$$

$$C_j = \frac{C_{j0}}{\left(1 - \frac{V}{V_0}\right)^{m_j}} = \frac{30.943 \text{ fF}}{\left(1 - \frac{(-1 \text{ V})}{(0.77827 \text{ V})}\right)^{1/3}} = 23.49 \text{ fF} \quad \blacksquare$$

PRIMER 3 KOLIKA JE RELATIVNA PATAJKA U KAPACITIVNOSTI IZ PRIMERA 2 AKO SE PREDPOSTAVI a) "STRM" PH SPOJ i b) $V = -2 \text{ V}$ i "LINEARNI" PH SPOJ [$C_{jI} = 23.49 \text{ fF}$]

$$\text{a) "STRM" PH SPOJ} \Rightarrow m_j = 1/2, \quad C_{jI} = \frac{C_{j0}}{\left(1 - \frac{V}{V_0}\right)^{1/2}} = \frac{30.943 \text{ fF}}{\sqrt{1 + \frac{1}{0.77827}}} = 20.47 \text{ fF}$$

$$\delta C_j = 100 \times \frac{|C_{jI} - C_{jII}|}{C_{jI}} = 12.86 \%$$

$$\text{b) "LINEARNI" PH SPOJ} \Rightarrow m_j = 1/3, \quad C_{jII} = \frac{C_{j0}}{\left(1 - \frac{V}{V_0}\right)^{m_j}} = \frac{30.943 \text{ fF}}{\left(1 - \frac{(-2)}{0.77827}\right)^{0.333}} = 20.25 \text{ fF}$$

$$\delta C_j = 100 \times \frac{|C_{jI} - C_{jII}|}{C_{jI}} = 13.82 \% \quad \blacksquare$$

□ KAPACITIVNOST INVERZNO POLARISANOG PN SPOJA ZA VELIKE SIGNALNE

▷ C_j IZRAŽITO NE LINEARNA, POTREBAN JEDNOSTAVNIJI MODEL ZA ANALIZU I PEDA.

▷ U DIGITALNIM KOLIMA UGL. JE DOVOLJNO PROCENITI SREDNJU VREDNOST KAPACITIVNOSTI, C_{jav} , ZA INTERVAL NAPONA OD INTERESA (NIVOI LOGIČKE NULE V_L I JEDINICE V_H).

"STRM" SPOJ ($w_j = 1/2$):

NEGATIVAN
KOSIŠ



$$C_{jav} \equiv \frac{\Delta Q_j}{\Delta V} = - \frac{Q_j(V_H) - Q_j(V_L)}{V_H - V_L} = - \frac{Q_{jv}(V_0 - V_H)^{1/2} - Q_{jv}(V_0 - V_L)^{1/2}}{V_H - V_L}, \quad \begin{cases} \{V_H, V_L\} < 0 \\ |V_H| > |V_L| \end{cases}$$

$$Q_j = S \left[2 \epsilon_2 (\kappa_A + \kappa_D) (V_0 - V) \right]^{1/2} = Q_{jv} (V_0 - V)^{1/2}; \quad Q_{jv} = S \sqrt{2 \epsilon_2 (\kappa_A + \kappa_D)} \left[\frac{C}{V} \right]$$

$$C_{j0} = S \left[\frac{\epsilon_2}{2 V_0} (\kappa_A + \kappa_D) \right]^{1/2} = \frac{1}{2} S \sqrt{2 \epsilon_2 (\kappa_A + \kappa_D)} \frac{1}{\sqrt{V_0}} = \frac{1}{2} Q_{jv} \frac{1}{\sqrt{V_0}} \Rightarrow \boxed{Q_{jv} = 2 \sqrt{V_0} C_{j0}}$$

$$C_{jav} = -2 \sqrt{V_0} C_{j0} \frac{\sqrt{V_0 - V_H} - \sqrt{V_0 - V_L}}{V_H - V_L} \Rightarrow \boxed{C_j = k_2 C_{j0}}$$

$$k_2 = \frac{-V_0^{1/2}}{(V_H - V_L)^{1/2}} \left| (V_0 - V_H)^{1/2} - (V_0 - V_L)^{1/2} \right|$$

□ U OPŠTEM SLUČAJU UMETO $1/2 \rightarrow (1 - w_j)$ OSIM ZA $V_0^{1/2}$ GDE VAŽI $1/2 \rightarrow w_j$.

$$\boxed{k_2 = \frac{-V_0^{w_j}}{(V_H - V_L)(1 - w_j)} \left[(V_0 - V_H)^{(1 - w_j)} - (V_0 - V_L)^{(1 - w_j)} \right]}$$

$w_j = \begin{cases} \frac{1}{2} & \text{ZA "STRM" PN SPOJ} \\ \frac{1}{3} & \text{ZA "LINEARNI" PN SPOJ} \end{cases}$

PRIMER 4


IZRAČUNATI SREDNJU VREDNOST KAPACITIVNOSTI INVERZNO POLARISANOG PN SPOJA AKO SE NAPONA INVERZNE POLARIZACIJE MENJA U OPSERGU [0.2V ÷ 0.9V]. UZETI DA JE $V_0 = 0.65V$, $C_{j0} = 10 fF$ I DA SE RADI O "LINEARNOM" PN SPOJU.

$V_L = -0.2V$,
 $V_H = -0.9V$,
 $m_j = 1/3$


$$K_2 = - \frac{(0.65)^{1/3}}{(-0.9+0.2)(1-\frac{1}{3})} \cdot \left[(0.65+0.9)^{(1-1/3)} - (0.65+0.2)^{(1-1/3)} \right] = 0.82$$

$$C_{jAV} = K_2 \cdot C_{j0} = 8.2 fF$$


□ IV KARAKTERISTIKA I MODEL I.



AKTIVNA OBLAST



OBLAST ZANUČENJA



OBLAST PROBOJA (LAVIJSKI ILI ZENEROV)




Figure 3.9 I-V characteristic of junction diode, showing breakdown under reverse-bias conditions (Breakdown voltage = 20 V).

DIŠTAŽITA TEMPERATURNA ZAVISNOST: $V_T = \frac{kT}{q}$, $I_{S1} \approx I_{S0} 2^{\Delta T/10^\circ C}$
 $\begin{cases} \Delta T = T_1 - T_0 \\ I_{S0} = I_S(T_0) \\ I_{S1} = I_S(T_1) \end{cases}$

PRIMER 5 KOLIKO PUTA SE UVEĆA INVERTNA STRUJA ZASIČENJA AKO SE TEMPERATURA PROMENI ZA $20^\circ C$.

$\Delta T = 20^\circ C$, $I_{S1} = I_{S0} 2^{(20^\circ C/10^\circ C)} = 4 \times I_{S0} \Rightarrow 4$ PUTA.

SPICE [SIMULATION PROGRAM WITH INTEGRATED CIRCUITS EMPHASIS] MODEL
PH SPOJA [DIODA].





Figure 3.10 SPICE diode model.

$$I_D = I_S \left(e^{\frac{V_D}{nV_T}} - 1 \right)$$

n - EMISIJSKI KOEFICIJENT

$$C_D = \frac{C_{j0}}{\left(1 - \frac{V_D}{V_0}\right)^{m_j}} + \frac{\tau_T I_S e^{V_D/nV_T}}{V_T}$$

- VIŠAK MAJITNSKIH NOSILACA NA ELEKTRIFIKACIJA [EXCESS MINORITY CARRIERS CHARGE]. ISPOLJAVA SE PRILIKOM IZLASKA IZ AKTIVNE OBLASTI. POTREBNO JE KOVAČHO VREME τ_T (TRANSIT TIME) DA SE NAGOMILANI MAJITNSKI NOSIOCI UKLOUJE.

Table 3.1 First-order SPICE diode model parameters.

Parameter Name	Symbol	SPICE Name	Units	Default Value
Saturation current	I_S	IS	A	1.0 E-14
Emission coefficient	n	N	-	1
Series resistance	R_S	RS	Ω	0
Transit time	τ_T	TT	s	0
Zero-bias junction capacitance	C_{j0}	CJ0	F	0
Grading coefficient	m	M	-	0.5
Junction potential	ϕ_0	VJ	V	1

MOS-FET

METAL OXIDE SEMICONDUCTOR - FIELD EFFECT TRANSISTOR.






Figure 3.11 Cross-section of contemporary dual-well CMOS process.


□ SIMBOL MOS-FETa U IC.




(a) NMOS transistor as 4-terminal device



(b) NMOS transistor as 3-terminal device



(a) PMOS transistor as 4-terminal device



(d) PMOS transistor as 3-terminal device

DU DIGITALIM IC, AKO NIJE EKSPLICITNO OZNAČENO, PODRAZUMEVA SE DA JE OŠTOVA (BALK) ZA:


▷ NMOS POVEZANJA ZA NAJVIŠI POTENCIJAL [OBIČNO MASA].

▷ PMOS POVEZANJA ZA NAJVIŠI POTENCIJAL [OBIČNO NAPAJANJE].

□ STATIČKA KARAKTERISTIKA MOS-FET-A.

▷ NAPON PRAGA (V_T)

NMOS (NAKCHD)



• INVERZIJA PODRAZUMEVA KONAKTNI POTENCIJAL $2\phi_F$ [ϕ_F - FERMIJEV POTENCIJAL].

$$Q_d = S \sqrt{2q \epsilon_{Si} (NA/HD)} (2\phi_F) = S' \sqrt{2\epsilon_{Si} NA} (2\phi_F)$$

$$\phi_F = V_T \ln\left(\frac{NA}{ni}\right) \approx 0.3V \text{ TIPAČNO}$$

$$x_d = \sqrt{2 \frac{1}{(NA/HD)} \frac{\epsilon_{Si}}{2} (2\phi_F)} = \sqrt{\frac{2\epsilon_{Si}}{2NA} (2\phi_F)}$$

$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}} \text{ [F/m}^2\text{]}, \epsilon_{ox} = \epsilon_r(\text{SiO}_2) \epsilon_0 \approx 4 \epsilon_0, \epsilon = \epsilon_r(\text{Si}) \epsilon_0 \approx 12 \epsilon_0, \epsilon_r(\text{Si}) = 11.68, \epsilon_r(\text{SiO}_2) = 3.9$

$C \equiv \frac{dQ}{dV}, V_T \propto \frac{Q_d/S}{C_{ox}} = \frac{\sqrt{2q\epsilon_{ox}NA(2\phi_F)}}{C_{ox}} = \mu \sqrt{2\phi_F}, \mu = \frac{\sqrt{2q\epsilon_{ox}NA}}{C_{ox}} \text{ [V]}^2$



↑ NAPONI "RAVNI + TOPIA" (FLAT-BAND)

$V_{TH0} = V_{FB} + 2\phi_F + \mu \sqrt{2\phi_F}$

V_{TH0} JE TEHNOLOŠKI PARAMETAR [UZIMA U OBZIR RAZNI POTENCIJAL METAL (POLY) - POLUPROVODNIK, POUZŠIŠKA STRANJA (TRAPOLI), POVEŠAVANJE NAPONA PRAGA (ENHANCEMENT MODE), ...]

• EFEKT "POBLOGE" (BODY-EFFECT) JE POVEĆANJE NAPONA PRAGA USLED POVEĆANJA NAPONA INVERZNE POLARIZACIJA PH SPOJA SORS - OŠIČOVA (BALK), V_{SB} .

$V_{TH1} \propto Q_d = S \sqrt{2q\epsilon_{ox}NA(2\phi_F)} \Rightarrow V_{TH1} < V_{TH2} \Rightarrow V_{TH2} \propto Q_d = S \sqrt{2q\epsilon_{ox}NA(2\phi_F + V_{SB})}$



$$V_{TH} = \underbrace{V_{FB} + 2\phi_F}_{V_{TH0}} + \mu \sqrt{2\phi_F + V_{SB}} - \mu \sqrt{2\phi_F} + \underbrace{\mu \sqrt{2\phi_F}}_{V_{TH0}} \approx V_{TH0} + \mu \left[\sqrt{2\phi_F + V_{SB}} - \sqrt{2\phi_F} \right]$$

↓
 NAPON PRAGA KOJI UZIMA U OBZIR RAZLIKU POTEHCIALA IZMEDU SORSA I OSTROVE.

↓
 FAKTOR PODLOGE [BODY-FACTOR] TIPIČNO $0.4 + 0.5 V^{1/2}$

PRIMER 6 TEHNOŠKI PROCES KUDI NMOS TRANZISTORE SA $V_{TH0NMOS} = 0.32V$ I PMOS TRANZISTORE SA $V_{TH0PMOS} = 0.3V$. ODREĐITI RELATIVNU PROMENU NAPONA PRAGA AKO JE $V_{SBNMOS} = V_{BSPMOS} = 0.9V$, AKO JE $\mu_{NMOS} = 0.4 V^{1/2}$ I $\mu_{PMOS} = 0.5^{1/2}$. UZETI $V_{DD} = 1.8V$.

$\phi_F = 0.3V$ I $\phi_{FPMOS} = 0.36V$. NAPON NAPADALJA JE $V_{DD} = 1.8V$.

$$V_{THNMOS} = V_{TH0NMOS} + \mu_{NMOS} \left(\sqrt{2\phi_{FNMOS} + V_{SBNMOS}} - \sqrt{2\phi_F} \right) = 0.32 + 0.4 \left(\sqrt{0.6 + 0.9} - \sqrt{0.6} \right) \approx 0.5V$$

$$V_{THPMOS} = V_{TH0PMOS} + \mu_{PMOS} \left(\sqrt{2\phi_{FPMOS} + V_{BSPMOS}} - \sqrt{2\phi_F} \right) = 0.30 + 0.5 \left(\sqrt{0.72 + 0.9} - \sqrt{0.72} \right) \approx 0.512V$$

$$\delta V_{THNMOS} = \frac{|V_{TH0NMOS} - V_{THNMOS}|}{V_{TH0NMOS}} = \frac{|0.32 - 0.5|}{0.32} = 0.563 \text{ (56.3\%)}$$

$$\delta V_{THPMOS} = \frac{|V_{TH0PMOS} - V_{THPMOS}|}{V_{TH0PMOS}} = \frac{|0.3 - 0.512|}{0.3} = 0.707 \text{ (70.7\%)}$$

□ OMSKA (LINEARNA) OBLAST

PREDPOSTAVKE:

▷ $V_{GS} > V_{TH}$

▷ $V_{DS} \rightarrow 0V$

▷ $V(x)$

NAPOJ DUŽ KANALA

▷ $V_{SB} = 0V$

▷ $I_D \neq f(x)$


$E \triangleq -\frac{dV}{dx}$, $v = -\mu_n E(x)$ [m/s], $v = \mu_n \frac{dV}{dx}$, $I_D = W C_{ox} (V_{GS} - V_{TH} - V(x)) v$

↓
POKRETNOST [m²/V·s]

$I_D = W C_{ox} (V_{GS} - V_{TH} - V) \mu_n \frac{dV}{dx} \Rightarrow \int_0^L I_D dx = \int_0^{V_{DS}} W C_{ox} \mu_n (V_{GS} - V_{TH} - V) dV$

Ⓐ $I_D = \mu_n C_{ox} \frac{W}{L} [V_{DS} (V_{GS} - V_{TH}) - \frac{V_{DS}^2}{2}] = k_n \frac{W}{L} [V_{DS} (V_{GS} - V_{TH}) - \frac{V_{DS}^2}{2}]$

$k_n = \mu_n C_{ox} = \mu_n \epsilon_{ox} / t_{ox}$ [A/V²] → INTRINSIC TRANSISTOR GAIN, $C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$



$Q_{ch} = W C_{ox} (V_{GS} - V_{TH} - V(x)) [\frac{C}{m}]$


$dQ_{ch} = (dx) W C_{ox} (V_{GS} - V_{TH} - V(x)) [C]$

$I_D \triangleq \frac{dQ_{ch}}{dt} = W C_{ox} (V_{GS} - V_{TH} - V(x)) \frac{dx}{dt}$


↓
 v [m/s]

$$\frac{V_{DS}^2}{2} \ll V_{DS} (V_{GS} - U_{TH}) \Rightarrow V_{DS} \ll 2(V_{GS} - U_{TH}) \Rightarrow I_D \approx \mu_n C_{ox} \frac{W}{L} (V_{GS} - U_{TH}) \cdot V_{DS} = R_{DS} V_{DS}$$

$$R_{DS} = \frac{V_{DS}}{I_D} = \mu_n C_{ox} \frac{W}{L} (V_{GS} - U_{TH})$$



OMSKA
"LINEARNA"
OBLAST




$$V_{GS2} > V_{GS1}$$

$$R_{DS2} < R_{DS1}$$

$$L_{eff} = L - 2L_d = L - \Delta L, \quad \Delta L = 2L_d$$

$$W_{eff} = W - 2W_d = W - \Delta W, \quad \Delta W = 2W_d$$


□ ZASIČENJE ($V_{DS} > V_{TH}$)



$$L \quad V_{DS} = V_{GS} - V_{TH}$$

$$\int_0^L I_D = \int_0^L \mu_n C_{ox} W [V_{GS} - V_T - V] dV \quad \text{ili} \quad \frac{\partial I_D}{\partial V_{DS}} = 0$$

$$V_{DS} = V_{GS} - V_{TH}$$




$$L_2 (V_{DS2} > V_{DS1}) < L_1 (V_{DS1}) \Rightarrow \lambda \propto \frac{\Delta L}{L}$$

$$Q_{ch} = W C_{ox} (V_{GS} - V_{TH} - V(x)) \quad [C/m]$$

$V(L) = V_{DS} = V_{GS} - V_{TH} \Rightarrow Q_{ch} = 0 \quad \frac{C}{m}$ KANAL SE PREKIDA NA STRANI DREŽJA. ["PINCH-OFF" EFEKT]!

□ ZASIČENJE BRZINE NOSILACA NA ELEKTRISANJA [VELOCITY SATURATION]



D HPR. ZA 130 nm PROCES GDE JE $V_{DD} = 1.8V$ i $L_{min} = 0.13 \mu m$
 KRITIČNO POLJE, E_c , SE POSTIŽE ODPRILIKE ZA $L_c \approx \frac{V_{DD}}{E_c} = \frac{1.8V}{1.5 V/\mu m} = 1.2 \mu m$
 ŠTO JE OKO 10 L_{min} !
 ILUSTRATIVNO ZA $L_{min} = 0.13 \mu m$ POLJE JE: $E \approx \frac{V_{DD}}{L_{min}} \approx 11.5 V/\mu m$.

▷ ZA SUB-MIKRONSKE PROCESE SUI TRANZISTORI SU U REŽIMU ZASIČENJA BRZINE NOSILACA NA ELEKTRISANJA. [$v_{sat} \approx 10^5 \frac{m}{s} = 10^7 \frac{cm}{s}$]

▷ MODEL PRVOG REDA

$$v = \begin{cases} \frac{\mu E}{1 + E/E_c}, & \text{ZA } E < E_c \\ v_{sat}, & \text{ZA } E \geq E_c \end{cases}$$

• GRAFIČKI USLOV:

$$v(E_c) = v_{sat} = \frac{\mu E_c}{1 + E_c/E_c} = \frac{\mu E_c}{2} \Rightarrow E_c = \frac{2v_{sat}}{\mu}$$

• PRETPOSTAVKE:

① FAKTOR $\frac{1}{1 + E/E_c} \approx e^{-E/E_c}$ ZA $V_{DS} \rightarrow 0V$.

② FAKTOR $\frac{1}{1 + E/E_c}$ IMA UTICAJ SAMO ZA $V = V_{DS} \approx V_{DD}$ GDE SE POLJE MOŽE APPROXIMIZATI SA $E = \frac{V_{DS}}{L}$
↑ HORIZONTALNI KANAL

③ $R = 0 V^{-1}$.

$$I_D = \frac{dQ_{ch}}{dt} = W C_{ox} (V_{GS} - V_{TH} - V) \frac{dx}{dt} = W C_{ox} (V_{GS} - V_{TH} - V) \left[\frac{-\mu_n E}{1 + E/E_c} \right]$$

$$\approx W C_{ox} (V_{GS} - V_{TH} - V) \frac{\mu_n}{1 + E/E_c} \frac{dv}{dx} \Rightarrow I_D(V_{GS}, V_{DS}) = \frac{\mu_n C_{ox}}{1 + V_{DS}/LE_c} \frac{W}{L} \left[V_{DS}(V_{GS} - V_{TH}) - \frac{V_{DS}^2}{2} \right] \quad (1)$$

D V_{DSAT} HAPOLI PREH-SORS PRI KUMULATIVI DO ZASICEHJA BRATNE KRETANJA NOSILCA.

D I_{DSAT} STRUJA KOJA ODGOVARA V_{DSAT} .

$$I_D = \frac{dQ}{dt} = W C_{ox} (V_{GS} - V_{TH} - V) \frac{dx}{dt} = W C_{ox} (V_{GS} - V_{TH} - V) v_{sat} = W C_{ox} v_{sat} (V_{GS} - V_{TH} - V)$$

$$I_{DSAT} = I_D(V_{GS}, V = V_{DSAT}) = W C_{ox} v_{sat} (V_{GS} - V_{TH} - V_{DSAT}). \quad (2)$$

D V_{DSAT} SE DOBIDA IZJEDNACAVANJEM (1) i (2) ZA $V_{DS} = V_{DSAT}$.

$$I_{DSAT} = I_D(V_{GS}, V_{DS} = V_{DSAT})$$

$$W C_{ox} v_{sat} [V_{GS} - V_{TH} - V_{DSAT}] = \frac{\mu_n C_{ox}}{1 + \frac{V_{DSAT}}{L E_c}} \frac{W}{L} \left[V_{DSAT} (V_{GS} - V_{TH}) - \frac{V_{DSAT}^2}{2} \right]$$

$$\cancel{W C_{ox}} \frac{\cancel{\mu_n E_c}}{L} [V_{GS} - V_{TH} - V_{DSAT}] = \frac{\cancel{\mu_n C_{ox}}}{1 + \frac{V_{DSAT}}{L E_c}} \frac{\cancel{W}}{L} V_{DSAT} [2(V_{GS} - V_{TH}) - V_{DSAT}]$$

$$\cancel{E_c} [V_{GS} - V_{TH} - V_{DSAT}] = \frac{\cancel{E_c} V_{DSAT}}{E_c L + V_{DSAT}} \cdot \frac{1}{L} [2(V_{GS} - V_{TH}) - V_{DSAT}]$$

$$[E_c L + V_{DSAT}] [V_{GS} - V_{TH} - V_{DSAT}] = V_{DSAT} [2(V_{GS} - V_{TH}) - V_{DSAT}]$$

$$E_c L [V_{GS} - V_{TH} - V_{DSAT}] + V_{DSAT} [V_{GS} - V_{TH}] - V_{DSAT}^2 = \cancel{2 V_{DSAT} (V_{GS} - V_{TH})} - \cancel{V_{DSAT}^2}$$

$$E_c L [V_{GS} - V_{TH}] = V_{DSAT} [(V_{GS} - V_{TH}) + E_c L]$$

$$V_{DSAT} = \frac{(V_{GS} - V_{TH})}{1 + \frac{(V_{GS} - V_{TH})}{E_c L}} = \frac{V_{OV}}{1 + \frac{V_{OV}}{E_c L}}, \quad V_{OV} = V_{GS} - V_{TH} \rightarrow \text{EFEKTIVNI NAPON } V_{GS} \text{ [OVERDRIVE VOLTAGE.]}$$

▷ ZA "KRATKO-KANALNE" TRANZISTORE ("SHORT-CHANNEL") I DOVOLJNO VELIKO V_{OV}

$$\frac{1}{1 + \frac{V_{OV}}{E_c L}} < 1 \Rightarrow V_{DSAT} < V_{OV}.$$



- KLASIČNO ZASIČENJE ("LONG CHANNEL")
- ZASIČENJE BRZINE ("SHORT CHANNEL")

▷ ZA DOVOLJNO VELIKA POLJA I KRATAK KANAL MODEL SE MOŽE POJEDNOSTAVITI:

$$v = \begin{cases} \mu E, & \text{za } E \ll E_c \\ v_{sat}, & \text{za } E \gg E_c \end{cases}, \quad v_{sat} \approx \mu E_c, \quad V_{DSAT} = \frac{V_{OV}}{1 + \frac{V_{OV}}{L E_c}} \approx L E_c \left| \Rightarrow E_c = \frac{V_{DSAT}}{L} \right. \left. \frac{V_{OV}}{L E_c} \gg 1 \right.$$

$$I_{DSAT} \equiv I_D(V_{GS}, V_{DS} = V_{DSAT}) = \mu_n C_{ox} \frac{W}{L} \left[V_{DSAT} V_{OV} - \frac{V_{DSAT}^2}{2} \right]$$

$$= W C_{ox} \mu_n \frac{V_{DSAT}}{L} \left[V_{OV} - \frac{V_{DSAT}}{2} \right] = W C_{ox} \mu_n E_c \left[V_{OV} - \frac{V_{DSAT}}{2} \right] = W C_{ox} v_{sat} \left[V_{OV} - \frac{V_{DSAT}}{2} \right]$$

$$\underline{I_{DSAT}} = W C_{ox} v_{sat} \left[\underline{V_{GS}} - V_T - \frac{V_{DSAT}}{2} \right] \Leftrightarrow \text{STRUJA LINEARNA FUNKCIJA } V_{GS} ?$$




Figure 3.19 I - V characteristics of long- and a short-channel NMOS transistors in a $0.25 \mu\text{m}$ CMOS technology. The (W/L) ratio of both transistors is identical and equals 1.5






Figure 3.20 NMOS transistor I_D - V_{GS} characteristic for long and short-channel devices ($0.25 \mu\text{m}$ CMOS technology). $W/L = 1.5$ for both transistors and $V_{DS} = 2.5 \text{ V}$.

□ PODPRAGOVSKI REŽIM RADA [SUB-THRESHOLD CONDUCTION]

D ZA $V_{GS} < V_T$, $I_D \neq 0 A$

$$I_D = I_{DS} e^{\frac{V_{GS}}{n V_T}} \left[1 - e^{-\frac{V_{DS}}{V_T}} \right], V_T = \frac{kT}{2}$$



PRETPOSTAVKA: $V_{DS} \gg V_T \Rightarrow 1 - \frac{1}{e^{V_{DS}/V_T}} \approx 1$

$$g_{m_{MOS}} = \frac{\partial I_D}{\partial V_{GS}} = \frac{\partial}{\partial V_{GS}} \left[I_{DS} e^{\frac{V_{GS}}{n V_T}} \right]$$

$$= \frac{I_{DS}}{n V_T} e^{V_{GS}/n V_T} = \frac{I_D}{n V_T} < g_{m_{BJT}} = \frac{I_C}{V_T}$$

Tipično $n \approx 1.5 = \frac{3}{2}$

D EFEKTIVNI NAPAJI "BAZA-EMITOR" POD-PRAGOVSKOG BJTA JE V_{GS} I UVEK JE MAĀI OD V_{BE} STANDARDOG BJTA [KAPACITIVNI RAZDELNIK]

$$V_{BE} = \frac{C_{ox}}{C_{ox} + C_d} V_{GS} = \frac{1}{1 + \frac{C_d}{C_{ox}}} V_{GS} = \frac{V_{GS}}{n}$$

$n = 1 + C_d/C_{ox}$, obično važi $C_d < C_{ox}$.

▷ ZA RAZLIKU OD ANALOGNIH IC, U DIGITALNIM IC PODRAČUNSKI REŽIM PREDSTAVLJA PARAZITNI EFEKT [POVEĆAVA STATIČKU STAGU DISIPACIJE].

▷ DEGRADACIJA POKRETLIVOSTI NOSILACA $\mu_{n,p}$

▷ ZA MALE DEBLJINE OKSIDA, DO SADA ZAHTEJAVANIO, VERTIKALNO POLJE ($E_{VERT} \approx V_{GS}/t_{ox}$) DOLAZI DO IZRAŽAJA.

▷ E_{VERT} UTIČE NA POKRETLIVOST NOSILACA UGL. TAKO ŠTO JE REDUKUJE.

μ_{n0} → POKRETLIVOST BEZ UTICAJA E_{VERT}

EFEKTIVNA POKRETLIVOST ← $\mu_{n,eff} = \frac{\mu_{n0}}{1 + \eta (V_{GS} - V_{TH})}$

↓
TEHNOLOŠKI PARAMETAR [EMPIRIJSKI SE ODREĐUJE].

PRIMER 7 Koliko iznosi RELATIVNO UMAZIJEĆE POKRETLIVOSTI ELEKTRONA USLED VERTIKALNOG POLJA JE TRANZISTOR POLARISAN SA $V_{OV} = 0.5V$ ZA TEHNOLOŠKI PROCES KOJI IMA $\eta = 0.1V^{-1}$, ZA POKRETLIVOST ELEKTRONA BEZ UTICAJA VERTIKALNOG POLJA UZETI $\mu_{n0} = 1200 \frac{cm^2}{V \cdot s}$.


$$V_{GS} - V_{TH} = V_{OV} = 0.5V, \quad \mu_{n,eff} = \frac{\mu_{n0}}{1 + \eta V_{OV}} = \frac{1200 \text{ cm}^2/V \cdot s}{1 + 0.1V^{-1} \times 0.5V} \approx 1143 \text{ cm}^2/V \cdot s$$

$$\delta \mu_n = \frac{|\mu_{no} - \mu_{ieff}|}{\mu_{no}} = \frac{57 \text{ cm}^2/\text{V}\cdot\text{s}}{1200 \text{ cm}^2/\text{V}\cdot\text{s}} = 0.0475 \text{ (4.75 \%)} \blacksquare$$

☐ GLOBALIZOVANI (POJEDINSTAVLJIVI) MODEL MOS-FETA U DIGITALNIM IC ZA SUB-MIKROIZVORNE PROCESSE

PMOS

PMOS




$$I_D = \begin{cases} 0, & V_{GS} < V_{TH} \\ k_n \frac{W}{L} V_{Min} \left[V_{OV} - \frac{V_{Min}^2}{2} \right] [1 + \lambda V_{DS}], & V_{GS} \geq V_{TH} \end{cases}$$

$$V_{Min} = \min \{ V_{DSAT}, V_{DS}, V_{OV} \}$$

$$V_{OV} = V_{GS} - V_{TH}$$

$$V_{TH} = V_{TH0} + \mu \left[\sqrt{2\phi_F + V_{SB}} - \sqrt{2\phi_F} \right], \mu \approx 0.4 \text{ V}, \phi_F \approx 0.3 \text{ V}$$

PMOS



$$I_D = \begin{cases} 0, & V_{SG} < V_{TH} \\ k_n \frac{W}{L} V_{Min} \left[V_{OV} - \frac{V_{Min}^2}{2} \right] [1 + \lambda V_{SD}], & V_{SG} \geq V_{TH} \end{cases}$$

$$V_{Min} = \min \{ V_{DSAT}, V_{SD}, V_{OV} \}$$

$$V_{OV} = V_{SG} - V_{TH}$$

$$V_{TH} = V_{TH0} + \mu \left[\sqrt{2\phi_F + V_{SB}} - \sqrt{2\phi_F} \right], \mu \approx 0.5 \text{ V}, \phi_F \approx 0.35 \text{ V}$$

□ EKVIVALENTNA OTPORNOST KANALA MOS-FETA U DIGITALNIM IC ZA VELIKE SIGNALNE.

D I ZUPETNO NELEINARNA OTPORNOST

$$R_c = f(V_{GS}, V_{DS}, V_{TH}, W, L, \mu, C_{ox}, \dots)$$

$$R_{cav} = \frac{1}{t_2 - t_1} \int_{t_1}^{t_2} \frac{v_{DS}(t)}{i_p(t)} dt$$

$$\approx \frac{1}{2} [R_c(t_1) + R_c(t_2)]$$


$$R_{cav} = \frac{1}{V_{DS2} - V_{DS1}} \int_{V_{DS1}}^{V_{DS2}} \frac{V}{I_{DSAT}(1 + \lambda V)} dV$$

$$I_{DSAT} = k_n \frac{W}{L} V_{DSAT} \left(V_{OV} - \frac{V_{DSAT}}{2} \right)$$


$$k_n = \mu_n C_{ox}$$

$$V_{DS1} = V_{DD}, V_{DS2} = V_{DD}/2$$




PRETPOSTAVKA: $\lambda V \ll 1 \Rightarrow \frac{1}{1 + \lambda V} \approx 1 - \lambda V$



(a) schematic



(b) trajectory traversed on ID-VDS curve.



$$R_{cav} = \frac{1}{-\frac{V_{DD}}{2} - V_{DD}} \int_{V_{DD}}^{V_{DD}/2} \frac{V}{I_{DSAT}} (1 - \lambda V) dV = \frac{2}{V_{DD} I_{DSAT}} \left[\int_{V_{DD}/2}^{V_{DD}} V dV - \lambda \int_{V_{DD}/2}^{V_{DD}} V^2 dV \right] = \frac{2}{V_{DD} I_{DSAT}} \left[\frac{V^2}{2} \Big|_{V_{DD}/2}^{V_{DD}} - \lambda \frac{V^3}{3} \Big|_{V_{DD}/2}^{V_{DD}} \right]$$

$$R_{cav} = \frac{2}{V_{DD} I_{DSAT}} \left[\frac{1}{2} (V_{DD}^2 - \frac{V_{DD}^2}{4}) - \lambda \frac{1}{3} (V_{DD}^3 - \frac{V_{DD}^3}{8}) \right] = \frac{V_{DD}}{I_{DSAT}} \left[\frac{3}{4} - \lambda \frac{2}{3} \frac{7}{8} V_{DD} \right]$$

$$R_{cav} \approx \frac{3}{4} \frac{V_{DD}}{I_{DSAT}} \left[1 - \frac{7}{9} \lambda V_{DD} \right]$$

PROSTIM USREDNIAVANJEM SE DOBIJAJE:

$$R'_{cav} = \frac{1}{2} \left[\frac{V_{DD}}{I_{DSAT} (1 + \lambda V_{DD})} + \frac{V_{DD}/2}{I_{DSAT} (1 + \lambda V_{DD}/2)} \right] \approx \frac{1}{2} \frac{V_{DD}}{I_{DSAT}} \left[1 - \lambda V_{DD} + \frac{1}{2} - \lambda \frac{V_{DD}}{4} \right]$$

$$R'_{cav} \approx \frac{1}{2} \frac{V_{DD}}{I_{DSAT}} \left[\frac{3}{2} - \frac{5}{4} \lambda V_{DD} \right] = \frac{3}{4} \frac{V_{DD}}{I_{DSAT}} \left[1 - \frac{5}{6} \lambda V_{DD} \right] \approx R_{cav}$$

U DIGITALNIM IC, $L = L_{min}$. PA SE ZA VEĆU ŠIRINU KANALA (w) DOBIJA SE MAĀJA OTPORNOST

$$I_{DSAT} \propto \left(\frac{w}{L}\right) \Rightarrow R_{cav} \propto 1 / \left(\frac{w}{L}\right) \Rightarrow \left(\frac{w}{L}\right) \uparrow \Rightarrow R_{cav} \downarrow$$

D ZA $V_{DD} \gg V_{TH} + \frac{V_{DSAT}}{2}$, OTPORNOST KANALA GOTOVO DA NE ZAVISI OD NAPONA NAPAJANJA (V_{DD}):

$$I_D = k_n \frac{w}{L} V_{DSAT} \left(V_{ov} - \frac{V_{DSAT}}{2} \right), \quad V_{GS} = V_{DD}, \quad V_{ov} - \frac{V_{DSAT}}{2} = V_{DD} - \left(V_{TH} + \frac{V_{DSAT}}{2} \right)$$

ZA $V_{DD} \gg V_{TH} + \frac{V_{DSAT}}{2} \Rightarrow I_{DSAT} \approx k_n \frac{w}{L} V_{DSAT} V_{DD}$ i $\lambda \rightarrow 0 \text{ V}^{-1}$:

$$R_{cav} \approx \frac{3}{4} \frac{V_{DD}}{k_n \frac{w}{L} V_{DD} V_{DSAT}} \Big|_{\lambda \rightarrow 0 \text{ V}^{-1}} = \frac{3}{4} \left(\frac{L}{w}\right) \frac{1}{k_n V_{DSAT}} \Rightarrow R_{cav} \neq f(V_{DD})$$

▷ ZA $V_{DD} \approx V_{TH}$ OTPORNOST KANALA NAGLO PASTE

$$|I_{DSAT}| = k_n \frac{W}{L} V_{DSAT} \left| V_{DD} - V_{TH} - \frac{V_{DSAT}}{2} \right| \approx k_n \frac{W}{L} \frac{V_{DSAT}^2}{2} \quad \Rightarrow R_{cav} \approx \frac{3}{4} \frac{V_{DD}}{|I_{DSAT}|} \quad \left| \begin{array}{l} V_{DD} \rightarrow V_{TH} \\ \lambda \rightarrow 0 \text{ V}^{-1} \end{array} \right.$$

$$R_{cav}(V_{DD} \approx V_{TH}) \approx \frac{3}{4} \left(\frac{L}{W} \right) \frac{1}{k_n V_{DSAT}} \left(\frac{V_{TH}}{V_{DSAT}} \right) > R_{cav}(V_{DD} \gg V_{TH} + V_{DSAT}/2) \left(\frac{V_{TH}}{V_{DSAT}} \right) > R_{cav}(V_{DD} \gg V_{TH} + \frac{V_{DSAT}}{2})$$

$R_{cav}(V_{DD} \gg V_{TH} + V_{DSAT}/2)$ $V_{TH} > V_{DSAT}$




Table 3.3 Equivalent resistance R_{eq} ($W/L=1$) of NMOS and PMOS transistors in 0.25 μm CMOS process (with $L=L_{min}$). For larger devices, divide R_{eq} by W/L .


V_{DD} (V)	1	1.5	2	2.5
NMOS (k Ω)	35	19	15	13
PMOS (k Ω)	115	55	38	31

ZA ANALIZU PRVOG REPA INTERESANTNE SU VREPNOSTI R_{cav} U U OPSEGU $[V_{DDMAX}/2, V_{DDMAX}]$. (REPA DESETINA $k\Omega$).


LI DINAMIČKE KARAKTERISTIKE MOSFETA

ODREĐE KE PARAZITIM KAPACITIVNOSTIMA MOS STRUKTURE

D KAPACITIVNOST PREKLAPANJA [OVERLAP CAPACITANCE]



(a) Top view



(b) Cross section


$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}} ; t_{ox} \approx \frac{L_{min}}{50}$$

PODUŽNA KAPACITIVNOST [$\frac{F}{\mu}$]

$$C_{GSO} = C_{GDO} = W \cdot x_d \cdot C_{ox} = W \cdot C_0$$

• x_d i C_0 su tehnološki parametri.

D KAPACITIVNOST KANALA [CHANNEL CAPACITANCE]



(a) cut-off

(b) resistive

(c) saturation

$$C_{GC} = C_{GCb} = WLC_{ox}$$



$$C_{GCD} = C_{GCS} = WC_0$$

$$C_{GCP} = C_{GCS} = \frac{WLC_{ox}}{2} + WC_0$$

$$C_{GCb} = 0$$

$$C_{GCS} = \frac{2}{3} WLC_{ox} + WC_0$$


$$C_{GCD} = WC_0$$



(a) $V_{GS} < V_{TH}$

(b) $V_{DS} \ll 2(V_{GS} - V_{TH}) = 2V_{ov}$

(c) $V_{DS} > \min\{V_{DSAT}, V_{GS} - V_{TH}\}$




ZAKOŒENJE

ZASIEŒENJE

ONSKA OBLAST

▷ KAPACITIVNOSTI PN SPOJA




- Ukupna kapacitivnost spojeva, C_j

$$C_j = C_{jBP} + C_{jsw}$$

$$\approx W \cdot L_s \hat{C}_j + (W + 2L_s) \hat{C}_{jsw}$$

$$\hat{C}_j = \frac{\hat{C}_{j0}}{\left(1 + \frac{V_R}{V_0}\right)^{m_j}} ; V = V_p - U_{ti}; V_R = U_t - V_p = -V$$



\hat{C}_j [F/m²] površinska kapacitivnost

$$V_R = \begin{cases} V_{SB}, V_{PB} & \text{za NMOS} \\ V_{BS}, V_{BD} & \text{za PMOS} \end{cases}$$

- Ploha ploča [bottom-plate]

$$C_{jBP} = W \cdot L_s \hat{C}_j, m_j = 0.5$$

- kapacitivnost "zidova" [side-wall]


$$C_{jsw} = (W + 2L_s) \cdot x_j \hat{C}_j = (W + 2L_s) \hat{C}_{jsw}$$

$$m_j = 1/3 \div 1/2 \quad \hat{C}_{jsw} = \hat{C}_j x_j \text{ [F/m]}$$

↳ podužna kapacitivnost.

Kapacitivnost zida prema kanalu najčešće može da se zanemari pošto se radi o spoju istog tipa poluprovodnika sa relativno malom razlikom u koncentracijama primesa [prethodni - kanal] tako da oslobađene oblasti gotovo da i nema.

D MODEL MOS-FETA ZA PARAZITNIM KAPACITIVNOSTIMA.



$$C_{GS} = C_{GC\overset{\text{CHANNEL}}{S}} + C_{GS\overset{\text{OVERLAP}}{O}}$$

$$C_{GD} = C_{GC\overset{\text{CHANNEL}}{D}} + C_{GS\overset{\text{OVERLAP}}{O}}$$

$$C_{GB} = C_{GC\overset{\text{CHANNEL}}{B}}$$

$$C_{SB} = C_{j\overset{\text{JUNCTION}}{S}}, \quad C_{DB} = C_{j\overset{\text{JUNCTION}}{D}}$$

PROJEKTAJIT IC KOLA KOJI ŽELI DA PROJEKTUJE KOLA VISOKIH PERFORMANSI I NISKE POTROŠNJE [LOW-POWER] TREBA DA RAZVUJE OSJEĆAJ ZA RELATIVNI ODHOS I RED VELIČINE PARAZITNIH KAPACITIVNOSTI MOS-FETA.

PRIMER 8 MOS-FET IMA SLEDEĆE PARAMETRE: $t_{ox} = 8 \mu\text{m}$, $L = 0.26 \mu\text{m}$, $W = 1 \mu\text{m}$, $L_S = 0.52 \mu\text{m}$, $C'_0 = 5 \times 10^{-10} \text{ F}/\mu\text{m}$, $\hat{C}_{j0} = 10^{-3} \text{ F}/\mu\text{m}^2$, $\hat{C}'_{jsw} = 3 \times 10^{-10} \text{ F}/\mu\text{m}$.
ODREDITI: SVE PARAZITNE KAPACITIVNOSTI PRI HULTON NAPONU NAPAJANJA.

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}} \approx \frac{4 \cdot \epsilon_0}{t_{ox}} = \frac{4 \cdot 8.85 \times 10^{-12} \text{ F}/\mu\text{m}}{8 \mu\text{m}} = 4.314 \times 10^{-3} \frac{\text{F}}{\mu\text{m}^2} = 4.314 \frac{\text{fF}}{\mu\text{m}^2}$$

$$C_{GSO} = C_{GDO} = WC'_0 = 0.5 \text{ fF}$$


$$C_{GC} = C_{GCB} + C_{GCS} + C_{GCD} = C_{GCB} + C_{GSO} + C_{GDO} = C_{GCB} + 2WC'_0$$

$$C_{GC} = WL C_{ox} + 2 \cdot W \cdot C'_0 = (1 \mu\text{m} \times 0.26 \mu\text{m}) 4.314 \times 10^{-3} \frac{\text{F}}{\text{m}^2} + 2 \times 1 \mu\text{m} \times 5 \times 10^{-10} \frac{\text{F}}{\text{m}} = 2.12 \text{ fF}$$

$$C_{SB} = C_{DB} = W \cdot L_s \cdot \hat{C}_{j0} + (W + 2L_s) \hat{C}_{jsw}$$

$$= (1 \mu\text{m} \times 0.52 \mu\text{m}) \times 10^{-3} \frac{\text{F}}{\text{m}^2} + (1 \mu\text{m} + 2 \times 0.52 \mu\text{m}) \cdot 3 \times 10^{-10} \frac{\text{F}}{\text{m}} = 1.13 \text{ fF}$$

D TRANZISTORNA FREKVENCIA, f_T



• PREDPOSTAVKA: U ZASIČENJU $C_{GD} \ll C_{GS}$. PA SE MOŽE UZETI $C_{GD} \rightarrow 0 \text{ F}$.



• f_T JE FREKVENCIA PRI KOJOJ MODUL STROJNOG POJAČANJA PADNE NA 1.

$$\left| \frac{i_i}{i_u} \right| \approx \frac{g_m}{\omega C_{GS}} \equiv 1 \quad @ \quad \omega = \omega_T = 2\pi f_T$$

$$f_T = \frac{1}{2\pi} \frac{g_m}{C_{GS}} \approx \frac{1}{2\pi} \cdot \frac{\cancel{M_n} \cancel{C_{ox}} \frac{W}{L} V_{ov}}{\frac{2}{3} W L C_{ox}} = \frac{3}{4} \frac{\cancel{M_n} V_{ov}}{\pi \cdot L^2} \Rightarrow$$

2x MAHJE L
DAJE Približno
4x BRŽI TRANZISTOR

D EKVIVALENTNA OTPORNOST SORSA/DREJHA




OTPORNOST KONTAKTA

$$R_{S,D} = \rho \cdot \frac{L_{S,D}}{W \cdot x_j} + R_C = \frac{\rho}{x_j} \cdot \frac{L_{S,D}}{W} + R_C$$

$$R_{S,D} = R_{\square} \frac{L_{S,D}}{W} + R_C, \quad R_{\square} = \frac{\rho}{x_j} [\Omega/\square]$$

- $R_{\square} = 20 \div 100 \Omega/\square$ BEZ SILICIDOM, SA SILICIDOM $R_{\square} = 1 \div 5 \Omega/\square$.




EFEKTI DRUGOG REDA


D VARIJACIJA TLAPOTA PRAGA

- L_iBL - LENGTH INDUCED BARRIER LOWERING
- D_iBL - DRAIN INDUCED BARRIER LOWERING

LIBL




(a) Threshold as a function of the length (for low V_{DS})




Ⓐ $L_1 > L_2 \Rightarrow V_{TH1} > V_{TH2}$

DIBL



(b) Drain-induced barrier lowering (for low L)



Ⓑ $V_{DS1} < V_{DS2} \Rightarrow V_{TH1} > V_{TH2}$

a) ZA KRATAK KANAL VEĆ POSTOJI OSIROMAŠENA OBLAST U OBLASTI KANALA KOJA POTIČE OD SPOJA DREŽI (SORS) - BALK TAKO DA SE SA MAĀIM NAPONOM PRAGA POSTIŽE INVERZIJA POUŠINE.

b) ZA VEĆI NAPON V_{DS} [INVERZNI NAPON ZA SPOJ DREŽI - BALK] OSIROMAŠENA OBLAST SE ŠIRI KA PODRUČJU KANALA [BALK MAĀJE DOPIRAM OD DREŽJA] PA JE POTREBNA MAĀJI NAPON PRAGA DA BI SE OSTVARILA INVERZIJA POUŠINE.

D EFEKT "VRUĆIH" NOSILACA [HCE - HOT-CARRIERS EFFECT]

- USLED JAKOG ELEKTRIČNOG POLJA ($E = 10^4 \text{ V}/\mu\text{m}$) DOLAZI DO BRZOG PORASTA BRZINE KREĆANJA NOSILACA KOJI MOGU DOSTIĆI DOVOLJNO VELIKU KINETIČKU ENERGIJU I TAPLOVATI U OKSIDU ["VRUĆI" NOSIOCI].
- "VRUĆI" NOSIOCI TIRIČNO UVEĆAVAJU V_{TH} LIMOS, A SMANJUJU V_{TH} PMOS PETA.
- USLED HCE KARAKTERISTIKE MOS FETA DRIFTUJU TOKOM VREMENA [MAĀJA POUŠANOST]
- HCE KARAKTERISTIČAN ZA KRATAK KANAL [ISPOD $1 \mu\text{m}$].






Figure 3.36 Hot-carrier effects cause the I - V characteristics of an NMOS transistor to degrade from extensive usage (from [McGaughy98]).

D CMOS LATCH-UP EFFECT

CMOS SCR. [SILICONI CONTROLLED RECTIFIER (TIRISTOR)]



- Ukoliko SCR provede dolazi do kratkog spoja između mase i napajanja koji najčešće dovodi do uništenja celog ICa!

(u najboljem slučaju IC se može oporaviti restorovanjem napajanja)


- ZADATAK PROJEKTAHTA ICa JE DA MINIMIZUJE

R_{nwell} i R_{psubs} KAKO BI SE IZBEGAO LATCH-UP EFEKT.

- ZA MINIMIZACIJU $\{R_{nwell}, R_{psubs}\}$ ŠTO VIŠE WELLI BALK KONTAKATA.

- TRANZISTORI KOJI HOSE VELIKE STRUJE (IO ČELIJE) TREBA DA BUDU OPASANI "ZAŠTITHIM PRSTENOM" [GUARD-RING] KOJI SE OBIČNO SASTOJI OD KONTAKATA PREMA SUPSTRATU (OSTIUVI).

- █ N-PLUS
- █ P-PLUS
- █ POLY
- █ M1
- █ M2
- █ ACTIUV



□ SPICE MODEL MOS-FET_a

D LEVEL 1 [SCHICMAN-HODGES] SQUARE-LOW, LONG CHANNEL.

NE UZIMA U OBZIR EFEKTE KRATKOG KANALA. BAZIRA SE NA I-V KARAKTERISTICAMA (PRETHODNO IZVEDENI IZPAZI ZA STRUJE). OVO JE NAJEDNOSTAVNIJI MODEL.

D LEVEL 2. BAZIRA SE NA GEOMETRIJI MOS STRUKTURE I FIZICI POLUPROVODNIKA (INTEGRO-DIFERENCIJALNE JEDNAČINE), UZIMA U

OBZIR EFEKTE KRATKOG KANALA [L_{IBL} , D_{IBL} , v_{sat} , $\mu_{n,eff}$, ...]. NAŽALOST, UZIMANJE U OBZIR 3D-EFEKATA U SUB-MIKRONSKIM PROCESIMA NA ČISTO FIZIČKOM NIVOU REZULTUJE SUVIŠE KOMPLIKOVANIM MODELOM KOJI JE NEEFIKASAN ZA STATIONIŠTA SIMULACIJE KOLA.

D LEVEL 3. POLU-EMPIRIJSKI MODEL KOJI SE BAZIRA NA KOMBINACIJI ANALIZE I MERENJA. [FITOVANJE]. Svi SAVREMENI CMOS PROCESI (ISPUD $1\mu m$) KORISTE OVAJ TIP MODELA. U INDUSTRIJI NAJČESTU POUČEMO BSIM.

• BSIM [BERKELEY SHORT-CHANNEL INSULATED GATE FET MODEL] IMA OKO 200 PARAMETARA (VERZIJA BSIM3V3) I OBIČNO SE OZNAČAVA SA "LEVEL 49".

Table 3.6 BSIM3-V3 model parameter categories, and some important parameters.

Parameter Category	Description
<i>Control</i>	Selection of level and models for mobility, capacitance, and noise LEVEL, MOBMOD, CAPMOD
<i>DC</i>	Parameters for threshold and current calculations VTH0, K1, U0, VSAT, RSH,
<i>AC & Capacitance</i>	Parameters for capacitance computations CGS(D)O, CJ, MJ, CJSW, MJSW
<i>dW and dL</i>	Derivation of effective channel length and width
<i>Process</i>	Process parameters such as oxide thickness and doping concentrations TOX, XJ, GAMMA1, NCH, NSUB
<i>Temperature</i>	Nominal temperature and temperature coefficients for various device parameters TNOM
<i>Bin</i>	Bounds on device dimensions for which model is valid LMIN, LMAX, WMIN, WMAX
<i>Flicker Noise</i>	Noise model parameters

DA BI SE UZELI U OBZIR PARAZITNI EFEKTI NEOPHODNO JE NAVESTI PARAMETRE IZ TABELE 3.7 PRILIKOM INSTANCIJAMA MOS-FET TRANZISTORA U SPICE KETLISTU [SPICE IH DIFOLTHO NE UZIMA U OBZIR !].

Table 3.7 SPICE transistor parameters.

Parameter Name	Symbol	SPICE Name	Units	Default Value
Drawn Length	<i>L</i>	L	m	-
Effective Width	<i>W</i>	W	m	-
Source Area	<i>AREA</i>	AS	m ²	0
Drain Area	<i>AREA</i>	AD	m ²	0
Source Perimeter	<i>PERIM</i>	PS	m	0
Drain Perimeter	<i>PERIM</i>	PD	m	0
Squares of Source Diffusion		NRS	-	1
Squares of Drain Diffusion		NRD	-	1

□ PVT [PROCESS VOLTAGE TEMPERATURE] VARIATIONS

VARIJACIJE PROCESA SE MOGU KLASIFIKOVATI KAO: VARIJACIJE PROCESNIH PARAMETARA I VARIJACIJE DIMENZIJA KOMPONENTE.

▷ VARIJACIJE PROCESNIH PARAMETARA: KONCENTRACIJA PRIMEŠA (n_A, n_D), DEBLJINA OKSIDA (t_{ox}), RUBLJA DIFUZIJE (x_j). REZULTUDU DIVERGENCIJOM R_D I PARAMETARA TRANZISTORA (TIPR. V_{TH}),

▷ VARIJACIJE DIMENZIJA KOMPONENTE SU UZROKOVANE KONACIJOM REZOLUCIJOM FOTOLITOGRAFSKOG PROCESA. REZULTUDU DIVERGENCIJOM ODHOSA (W/L) I ŠIRINE VEZA (POLY, METAL).

VEĆIJA VARIJACIJA JE NEKORELISANA POŠTO OBIČNO IMASTAJE U RAZLIČITIM KORACIMA PROIZVODNJE. TIPR. VARIJACIJA DUŽINE KANALA (POLY DEPOSIT I STEP) NIJE U KORELACIJI SA VARIJACIJOM NAPONA PRAGA (CMP I V_{TH} ENHANCEMENT STEP).

• VARIJACIJA NAPONA PRAGA (V_{TH}) = $f(t_{ox}, \mu_{sub}, \text{POVRŠINSKA STANIJA (NA ELECTRISANJA), ...}$)
RAHJE δV_{TH} I DO 50%, DOKAS (SAVREMENI PROCESI) $\Delta V_{TH} \approx 25 \div 50 \text{ mV}$.

• VARIJACIJE $k_n = f(t_{ox}, \mu_n, \text{eff})$.

• VARIJACIJE ($W; L$) = $f(\text{REZOLUCIJA FOTOLITOGRAFSKOG PROCESA})$. VARIJACIJA W IMASTAJE U STI / FOX KORAKU, A VARIJACIJA L U KORAKU DEPOZICIJE POLY SETA. \Rightarrow
VARIJACIJA W NIJE U KORELACIJI SA VARIJACIJOM L .

□ DFM (DESIGN FOR MANUFACTURABILITY)

- INFORMACIJE O VARIJACIJAMA PROCESA SE DAJU KROZ ODGOVARAJUĆE SPICE MODELE: PVT KORNERI (FF, SS, TT, FS, SF, FT, ST, TF, TS) GDE JE F-FAST, T-TYPICAL I S-SLOW I PRVO SLOVO ZA NMOS, A DRUGO ZA PMOS. NPR. FS PREDSTAVLJA KOMBINACIJU BRZOG NMOS I SPOROZ PMOS TRANZISTORA.
- MONTE-CARLO ANALIZOM (SIMULACIJOM), GDE SE PARAMETRI KOMPONENTE/PROCESA MENJAJU PO SLUČAJNOM ZAKONU, MOŽE SE DOĆI DO DISTRIBUCIJE PARAMETARA PERFORMANSI KOLA.
- "UMETNOST" DFMa JE PRONAĆI OPTIMALNE PARAMETRE PROCESA I DIMENZIJA TAKO DA VISOK PROCENT (> 98%) PROIZVEDENIH KOLA ISPUNI ZAHTEV PO PITANJU PERFORMANSI ZA ŠTO JE MOGUĆE MAHIU POUZDANU.





Figure 3.38 Distribution plots of speed of adder circuit as a function of varying device parameters, as obtained by a Monte Carlo analysis. The circuit is implemented in a 2 μm (nominal) CMOS technology (courtesy of Eric Boskin, UCB, and ATMEL corp.).

SKALIPANJE



REDUKCIJA MINIMALNE DIMENZIJE \approx 2 PUTA / 5 GODINA. CILJ JE DA SE SA SVAKIM NOVIM PROCESOM DOBIJE DOPLO MANJA POUŠTIA ZA ISTU FUNKCIONALNOST (ILI DOPLO VIŠE FUNKCIONALNOSTI ZA ISTU POUŠTIA). TPR. AKO JE INICIJALNI PROCES SA MINIMALNOM DIMENZIJOM $L_{min} = 1 \mu m$ PROCES NOVE GENERACIJE BI TREBALO DA IMA MINIMALNU DIMENZIJU PRIBLIŽNO $\sqrt{\frac{L_{min}^2}{2}} = \frac{L_{min}}{\sqrt{2}} \approx 0.7 \mu m$.

POTRPAIO SKALIPANJE [FULL-SCALING] POPRAZUMIJEVA DA SE SVE DIMENZIJE I NAPONI (V_{DD}, V_T) SKALIPUJU ISTIM FAKTOROM (S), GRE JE ($S > 1$). NA OVAJ NAČIN ELEKTRIČNO POLJE OSTAJE NEPROMENJENO ($E \propto V/x$, KONSTANTAN PRED SKALING) OVAJ KONCEPT JE VIŠE TEORIJSKI I TEŠKO SE OSTVARUJE U PRAKSI.

Table 3.8 Scaling scenarios for short-channel devices.

Parameter	Relation	Full Scaling	General Scaling	Fixed-Voltage Scaling
W, L, t_{ox}		$1/S$	$1/S$	$1/S$
V_{DD}, V_T		$1/S$	$1/U$	1
N_{SUB}	V/W_{depl}^2	S	S^2/U	S^2
Area/Device	WL	$1/S^2$	$1/S^2$	$1/S^2$
C_{ox}	$1/t_{ox}$	S	S	S
C_{gate}	$C_{ox}WL$	$1/S$	$1/S$	$1/S$
k_n, k_p	$C_{ox}W/L$	S	S	S
I_{sat}	$C_{ox}WV$	$1/S$	$1/U$	1
Current Density	$I_{sat}/Area$	S	S^2/U	S^2
R_{on}	V/I_{sat}	1	1	1
Intrinsic Delay	$R_{on}C_{gate}$	$1/S$	$1/S$	$1/S$
P	$I_{sat}V$	$1/S^2$	$1/U^2$	1
Power Density	$P/Area$	1	S^2/U^2	S^2

SKALIPANJE SA KONSTANTNIM NAPONOM [FIXED-VOLTAGE SCALING]. OVAJE SE SVE DIMENZIJE SKALIPUJU FAKTOROM (S) DOK NAPONI OSTAJU NEPROMENJENI. MOTIV ZA OVAJ TIP SKALIPANJA JE U TOME ŠTO BIJE PRAKTIČNO SKALIPATI NAPON HAPAJANJA SA SVAKIM NOVIM PROCESOM JER SE NA TAJ NAČIN SUBI KOMPATIBILNOST PO PITANJU LOGIČKIH KIVDA. ZA SUB-MIKROHNSKE PROCESJE OVAJ KONCEPT JE TEORIJSKI. ($V = C^{+u}$, $x \rightarrow \frac{x}{S} \Rightarrow E \propto \frac{V}{x} \uparrow$ ZA $S > 1$) PRAKTIČNO, ZA $E \rightarrow E_c$ NE DOBIJA SE

POBOLJŠATIJE PERFORMANSE (ZASIČENJE BRŽINE KOSILACA), A PRI TOMJE POTROŠNJA OSTAJE ISTA, D GĚNERALNO SKALIRANJE [GENERAL SCALING]. PODRAZUMIJE DA SE DIMENZIJE SKALIRAJU FAKTOROM (S), A NAPAJA FAKTOROM (U) GĚ JE ($S \neq U$). OVO JE KOMPROMISNA TEHNIKA IZMEĐU FULL-SCALING (CONSTANT-FIELD) I FIXED-VOLTAGE KONCEPTA. PRAKTIČNO, SVI SAVREMENI PROCESI KORISTE OVAJ PRISTUP.

FIZIČKA GRANIČA SKALIRANJA NAPAJA JE :

- NAPAJA KOJI ODGOVARA ENERGETSKOM PROCESU S_i (BANDGAP VOLTAGE, $V_{BS(S_i)} \approx 1.12 V$) SE NE MOŽE SKALIRATI.
- ZA VRLA MALE VREDNOSTI V_{TH} (HPR. ISPOD NEKOLIKO $V_T \approx kT/2$) NE MOŽE SE POTPUNO ISKLJUČITI TRANZISTOR. PORED TOGA, UTICAJ PVT VARIJACIJA NA KARAKTERISTIKE PROJEKTOVANOG KOLA POSTAJE DOMINANTNI.

Table 3.9 MOSFET technology projection for high performance logic (from [SIA01]).

Year of Introduction	2001	2003	2005	2007	2010	2013	2016
Drawn channel length (nm)	90	65	45	35	25	18	13
Physical channel length (nm)	65	45	32	25	18	13	9
Gate oxide (nm)	2.3	2.0	1.9	1.4	1.2	1.0	0.9
V_{DD} (V)	1.2	1.0	0.9	0.7	0.6	0.5	0.4
NMOS I_{Dsat} ($\mu A/\mu m$)	900	900	900	900	1200	1500	1500
NMOS I_{leak} ($\mu A/\mu m$)	0.01	0.07	0.3	1	3	7	10

• DA BI SE POVEĆALA GUSTINA PAKOVANJA U SUB-SUB-MIKROSKOPSKIM (NANO) TEHNOLOŠKIM PROCESIMA (ISPOD 65nm) KORISTE SE 3D MOS STRUKTURE POPUT FinFETa i VFETa (VERTICAL FET). PROBLEM KOD OVOG KONCEPTA JE ŠTO JE POSTUPAK PROIZVODNJE ICA SA OVAKVIM KOMPONENTAMA ZNAČAJNO SKUPLIJI OD KLASIČNOG (PLATARNOG) POSTUPKA (NEPRISTUPAČAN MATIJM, START-UP, KOMPANIJAMA) TAKO DA JE PROIZVODNJA ICA U OVIM PROCESIMA UGL. EKSKLUZIVA DOSTUPNA VELIKIM KORPORACIJAMA (APPLE, SAMSUNG, MICROSOFT, GOOGLE, ...) I VRHUNSKIM UNIVERZITETSKIM / ISTRAŽIVAČKIM CENTRIMA.




Figure 3.41 FinFET dual-gated transistor with 25 nm channel length [Hu99].




Figure 3.42 Vertical transistor with dual gates. The photo on the right shows an enlarged view of the channel area.